A large amount of research is currently going on in the field of reversible logic, which have low heat dissipation, low power consumption, which is the main factor to apply reversible in digital VLSI circuit design.This paper introduces reversible gate named as 'Inventive0 gate'. The novel gate is synthesis the efficient adder modules with minimum garbage output and gate count. The Inventive0 gate capable of implementing a 4-bit ripple carry adder and carry skip adders. It is presented that Inventive0 gate is much more efficient and optimized approach as compared to their existing design, in terms of gate count, garbage outputs and constant inputs. In addition, some popular available reversible gates are implemented in the MOS transistor design the implementation kept in mind for minimum MOS transistor count and are completely reversible in behaviour more precise forward and backward computation. Lesser architectural complexity show that the novel designs are compact, fast as well as low power.
INTRODUCTION
Power and speed is an important term in low power VLSI circuit design [4, 6, 7, 10, 12] . There are some conventional methods to optimize the power and speed such as reducing switching activity, lower power supply and reducing technology of the devices. These methods are not fulfilling the criteria to meet present scenario of power optimization. The classical digital approach has been used the digital logic gates, which are irreversible in behaviour. These irreversible digital gates generate energy due to the bit loss during computation. Bit loss occurs because the input and output vector are not equal in number. Thus, classical digital logic dissipates heat for every bit loss during computation (Landauer 1961 ) more precisely bit loss dissipate kT ln2 joule of energy where k is Boltzmann's constant and T is the temperature at which computation operation performed [2] . According to Bennett in 1973 proves that in order to nullify the energy loss it is essential that all logic computation operate to be in a reversible logic way [1] . Thus, every latest technology has to use reversible gates in order to power and delay optimization [13, 14, 15, 17] .
The paper is categories with the following sections: Section 2 shows the basic reversible gate with its MOS transistor implementation and forward and backward computation logic. The novel reversible gate is introduced which are used in ripple carry adder/subtraction circuits and carry skip adder (In section and subsections 3, 3.1 and 3.2). Section 4 introduces MOS transistor implementation of a proposed Inventive0 gate and simulation result. Section 5 shows the existing methodology and comparison analysis. Finally, concluded with section 6.
BASIC REVERSIBLE GATE AND ITS MOS TRANSISTOR IMPLEMENTATION
There are various reversible gates existing in the literature, popular gates are FG, FRG and TG [13, 15] . In this section, we design these popular gate in MOS transistor, CAD tools using Microwind DSCH-2.7 is used as circuit design and simulator and transistor channel width and length selected (W=2u,L=0.12u for PMOS and W=1u,L=0.12u for NMOS) for all circuit designs. Because it has a first extraction which Netlist (DSCH-2.7) and Verilog complication (Microwind 2) and timing diagram (DSCH-2.7) (i) Feynman gate is a 2x2 reversible gate (Fig 1 a) 
RELATED WORK
In this section, we have designed a new reversible gate named as an Inventive0 gate ( Fig 5) that are utilized in ripple-carry adder and carry-skip adder design circuits. Inventive0 gate is a 4x4 gate in order to verify reversibility that the corresponding truth table that the input logic vector and output logic vector are one-to-one correspondence ( Table 1 ). The utility of this gate is that it can operate individually as a reversible full adder as well as reversible full subtraction and it requires lesser hardware complexity also the design cost low. If set input D=0, the corresponding outputs R and S form the full adder. Similarly set input D=1, the corresponding outputs R and S form the full subtraction. Its implementation as a full adder as well as full subtraction are shown in Fig. 6 . 
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Reversible 4-bit parallel adder/Subtraction
The design utilizes the circuits (Figs 7(a), (b) ), as the 4-bit parallel adder/subtraction. In (Figs 7(a) , (b)) two 4-bit augends (A=A 0 A 1 A 2 A 3 ), addends (B=B 0 B 1 B 2 B 3 ) , C in (Carry in) and C out3 (Carry-out).S 0 -S 3 and D 0 -D 3 are the sum or difference outputs depending upon whether the design utilize as ripple carry addition or subtraction.
Novel cost efficient carry-skip adder design methodology
Carry-Skip adder design consist of the following modules: a 4-bit ripple carry adder and carry skip circuit. Carry-Skip circuit basically used to propagate C in (Carry in) to the C out (Carry out) to faster way [5, 17, 18, 19] . In the design circuity A i and B i be the four-bit arguments to the i th full-adder.
Propagate logic
Bi Ai Pi   are generated, the initial carry-in C in can be immediately associated to the carry-out C out . More precisely carry-out C out can be produce without looking to by 4-bit ripple carry adder module. However, in the other fashion, carry-out C out will be produce by 4-bit ripple carry adder module circuit. The carry-out is synthesis by using equation
.In this logic expression if P is high logic, without waiting for the production of final carry (C out ) other case P is low logic, the carry out C out will be produce by 4-bit ripple carry circuit. The complete block diagram of carry-skip adder as shown in Fig 8. 
MOS REALIZATION OF DIFFERENT ADDER CIRCUIT
The MOS transistor implementation of reversible Invenitve0 gate is proposed (Fig 10) . Since in the implementation circuit are based on Gate diffusion input (GDI) for reducing the transistor count.
PERFORMANCE COMPARSION ANALYSIS
The novel full adder/Subtraction with Inventive0 gate is optimized. In (Fig 9) compares the proposed and existing counterparts. One of the major challenge in reversible technique is to optimize lower bound parameters. We can state that the novel design is optimize parameters. Input: A= (A0, A1, A2, A3) and B= (B0, B1, B2, B3) and Cin Output: S= (S0, S1, S2, S3) and Cout 
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Proposition 3:
A reversible N bit ripple carry adder can be realized by using N number of reversible gates (As Fig 6) .
Proposition 4:
A reversible N bit ripple carry adder can be realized by using 2N number of garbage output (As Fig 6) .
Proposition 5:
A reversible N bit ripple carry adder can be realized by using N number of constant input (As Fig 6) .
Proposition 6:
A reversible N bit ripple carry adder can be realized by using N number of unit delay (As Fig 6) .
Proposition 7:
A reversible 4-bit ripple carry adder can be realized by following total logical calculation. T Inventive0 = (2α) (for Q-expression) + (2α+ 2β+6δ) (for Rexpression) + (1α+2β+2δ) (for S-expression) = 5α+4β+8δ. Total logical calculation for 4-bit ripple carry adder found by using this expression TLC (Total logic calculation) = 4 x (T Inventive0 ) = 4(5α+4β+8δ) = 20α+16β+32δ (As Fig 7(b) ) Total logical calculations (circuit cost), One of the primary factors of a circuit is its architectural complexity. It is basically count of the 2 input XOR (denoted by α), 2 input AND (denoted by β), NOT (denoted by δ).
Proposition 8:
A reversible 4-bit carry adder can be realized by following total logical calculation (T). In the circuit of 4-bit carry skip adder we can use F2G for fan-out. In the carry skip adder, the TLC (T) for HNG is 5α+2β, T for FRG is (2α+4β+2δ) ( As Fig 2a) , T for F2G is (2 ) . Therefore, our 4-bit carry skip adder the total logical calculation is: T carry skip = 4x (HNG) +4x (Inventive0 gate) +4x (FRG) + 1x F2G = 4x (5α+2β) + 4x (5α+4β+8δ) + 4x (2α+4β+2δ) + 2α = 50α+40β+40δ (As Fig 8) . Fig 11 (b) . Block diagram of HNG. Fig 12(a) , which was realized by the minimum MOS transistor count. If Inventive0 gate form a Full adder setting D input ON and OFF timing equal to Zero. A, B and C inputs are in bit form, then it works as a full adder shown in Fig 12 (b) .The corresponding truth table of Inventive0 as full adder in Table 2 .
Implementation of Inventive0 gate in Microwind is exhibited in
If Inventive0 gate form a Full subtraction setting D input ON and OFF timing equal to one. A, B and C inputs are in bit form, then it works as a full subtraction shown in Fig 12 (c) .The corresponding truth table of Inventive0 as full subtraction in Table 3 . 
CONCLUSION
The centers of this paper are the set of operations, including full adder/Subtraction, ripple carry adder/Subtraction and carry skip adder using a novel 4x4 reversible Inventive0 gate. It has also been shown by the comparative behavior that the novel designs has utilize with the optimize parameters such as garbage output, constant input and total logical calculation. In addition the novel Inventive0 gate implemented in MOS transistor using the gate diffusion input technique with the minimum transistor count. Since addition and subtraction are useful in many operations such as ALU, Digital signal processing, communication systems and low power circuits etc.
